



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/084,498	02/28/2002	David Finlay Taylor	4481-045	7479

7590 10/13/2005  
Allan M. Lowe  
c/o Lowe, Hauptman, Gilman & Berner  
1700 Diagonal Road, Suite 310  
Alexandria, VA 22314

EXAMINER

AGHDAM, FRESHTEH N

ART UNIT PAPER NUMBER

2631

DATE MAILED: 10/13/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	Application No. 10/084,498	Applicant(s) TAYLOR ET AL.	
	Examiner Freshteh N. Aghdam	Art Unit 2631	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) ☒ Responsive to communication(s) filed on 21 July 2005.
- 2a) ☒ This action is FINAL.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) ☒ Claim(s) 1-20 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-20 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

## DETAILED ACTION

### ***Response to Arguments***

Applicant's arguments filed 07/21/2005 have been fully considered but they are not persuasive.

***Applicant's Arguments:*** In page 8, applicant argues that the combination of Roberts and Blazo is not feasible. Furthermore, in page 9, applicant argues, "Roberts samples and digitizes the input signal itself. The office action maintains Roberts discloses processing the baseband signal to extract digital phase information of the signal. However, the statement misses the point because Applicants' claims require processing digital components to extract digital phase information of a clock signal. Roberts' circuit reduces a parameter essentially to zero. See column 9, lines 56-66"

Examiner Answer: Regarding the arguments, Roberts discloses sampling and digitizing the input signal (Fig. 8, means 73 and 75); processing the digitized samples with reference to a local digital reference signal (i.e.  $e^{j\omega t}$ ) to produce digital baseband frequency in-phase and quadrature components by (means 74); processing the baseband signal to extract digital phase information of the signal by processing digital components (phase detector; means 78); and processing the digital phase information to determine a parameter of the electronic system (i.e. static phase errors) see (Fig. 8; Col. 9, Lines 9-20 and 44-48). Roberts does not disclose recovering a clock signal from an input signal received from the electronic system. Blazo teaches a phase measurement apparatus and method wherein the input signal is clock recovered prior to

Art Unit: 2631

being sampled and digitized (Fig. 4A, means 70; Col. 8, Lines 63-67). Regarding applicant's argument, "Roberts' circuit reduces a parameter essentially to zero. See column 9, lines 56-66", column 9, lines 56-66, points out to figure 10 and explains that the prefilter 71 removes phase jitter (phase noise only) not static phase errors (Col. 10, Lines 36-42). Therefore, it would have been obvious to one of ordinary skill in the art to combine the teaching of Blazo with Roberts in order to enhance the system performance by reducing jitter in the input signal prior to sampling.

### ***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1, 2, 3, 6, 7, 9-19, and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Roberts et al, and further in view of Blazo (US 5,754,437).

As to claims 1 and 20, Roberts et al teach a method for reducing timing jitter in a receiver comprising sampling and digitizing the recovered clock signal to produce sample values (means 75); processing the digitized samples with reference to a local digital reference signal (i.e.  $e^{j\omega t}$ ) to produce digital baseband frequency in-phase and quadrature components by (means 74); processing the baseband signal to extract digital phase information of the signal (means 78); and processing the digital phase

Art Unit: 2631

information to determine a parameter of the electronic system (i.e. static phase errors) see (Fig. 8; Col. 9, Lines 9-20 and 44-48; Col. 10, Lines 36-42). Roberts et al do not disclose recovering a clock signal from an input signal received from the electronic system. Blazo teaches a phase measurement apparatus and method wherein the input signal is clock recovered (Fig. 4A, means 70; Col. 8, Lines 63-67). Therefore, it would have been obvious to one of ordinary skill in the art to combine the teaching of Blazo with Roberts in order to enhance the system performance by reducing jitter in the input signal prior to sampling.

As to claim 2, the use of down converter is taught see (Fig 7, means 34) of Roberts. One of ordinary skill in the art would clearly recognize that it is well known in the art to use a digital down converter IC of a type suitable for digital radio receiver implementations.

As to claim 3, one of ordinary skill in the art would clearly recognize that it is a design choice to implement steps (d) and (e) in a single programmable digital signal processor chip.

Claims 4 and 5 are rejected under 35 U.S.C. 103(a) as being unpatentable over Roberts et al and Blazo, further in view of Hoffman et al (US 6,151,076).

As to claims 4 and 5, Roberts and Blazo teach all the subject matters claimed above, except for the network further comprises the step of frequency dividing the recovered clock signal prior to the sampling step. Hoffman teaches frequency dividing of the sampled clock signals in order to lock the frequency of the digital clock signal for sampling while measuring the recovered clock signals of different frequencies (Fig. 1

Art Unit: 2631

and 3; Col. 1, Lines 10-14 and 65-67; Col. 2, Lines 1-12). Therefore, it would have been obvious to one of ordinary skill in the art to combine the teaching of Hoffman et al with Roberts and Blazo in order to manage the phase jitter presented in the signal (Abstract; Col. 1, Lines 65-67).

As to claim 6, Roberts teaches splitting the digital clock samples into in-phase and quadrature components and mixing them with respective reference signals derived from a local oscillator (Fig. 7, means 33; Fig. 8, means 71 and 74; Col. 9, Lines 40-49).

As to claim 7, Roberts et al teach processing the baseband signal to extract the phase information (means 78) further comprising the step of filtering and decimating the baseband signal (means 91 and 93) see (Fig. 8; Col. 9, Lines 43 and 44; Col. 10, Lines 24-29).

Claim 8 is rejected under 35 U.S.C. 103(a) as being unpatentable over Roberts et al and Blazo, further in view of Okubo et al (US 6,097,766).

As to claim 8, Roberts and Blazo teach all the subject matters as recited in claim 1. Okubo et al, in the same field of endeavor, teach extracting phase information comprises applying an inverse tangent function to the sampled baseband signal (Fig. 1; Col. 11, Lines 17-20). Therefore, it would have been obvious to one of ordinary skill in the art to combine the teaching of Okubo et al with Roberts and Blazo in order to produce baseband phase data (Col. 11, Lines 17-20).

As to claim 9, Roberts teaches controlling the phase of the local digital clock signal (means 77) in response to the extracted phase information outputted from (means 78) as part of a phase locked loop (Fig. 8; means 77, 78, and 79).

As to claim 10, Blazo further teaches processing the extracted phase information into clock jitter data by digitally filtering the phase information of the PLL (i.e. Phase Locked Loop) see (Fig. 4A and B, means 44, 36, 78, and 80; Col. 5, Lines 53-65; Col. 6, Lines 41-46; Col. 8, Lines 39-58). Therefore, it would have been obvious to one of ordinary skill in the art to combine the teaching of Blazo with Roberts in order to perform the jitter and wander measurement over a wide range independent of loop bandwidth of the phase locked loop (Col. 5, Lines 3-5).

As to claim 11, Blazo further teaches filtering comprises high pass digital filtering of the phase information (Fig. 4B, means 80). Therefore, it would have been obvious to one of ordinary skill in the art to combine the teaching of Blazo with Roberts in order to perform the jitter and wander measurement over a wide range independent of loop bandwidth of the phase locked loop (Col. 5, Lines 3-5).

As to claim 12, Blazo further teaches filtering comprises a low pass digital filtering stage additional to that in the phase locked loop (Fig. 4B, means 78). Therefore, it would have been obvious to one of ordinary skill in the art to combine the teaching of Blazo with Roberts in order to perform the jitter and wander measurement over a wide range independent of loop bandwidth of the phase locked loop (Col. 5, Lines 3-5).

As to claim 13, Blazo further teaches the local digital reference signal is an externally sourced timing signal independent of the received signal (Fig. 4A, MEANS 34; Col. 3, Lines 51-53; Col. 7, Lines 44-49). Therefore, it would have been obvious to one of ordinary skill in the art to combine the teaching of Blazo with Roberts in order to support the jitter and wander measurements (Col. 7, Lines 44-46).

As to claims 14 and 16, Blazo teaches processing the extracted phase information into the clock time interval error data by filtering the phase information wherein the resultant time interval error data is further processed to derive wander data (Fig. 4B, means 82; Col. 14, Lines 58-67; Col. 13, Lines 44-50; Col. 15, Lines 1-4). Therefore, it would have been obvious to one of ordinary skill in the art to combine the teaching of Blazo with Roberts et al in order to perform the jitter and wander measurement over a wide range independent of loop bandwidth of the phase locked loop (Col. 5, Lines 3-5).

As to claim 15, Blazo further teaches filtering comprises a low pass digital filtering stage additional to that in the phase locked loop (Fig. 4B, means 78 and 82). Therefore, it would have been obvious to one of ordinary skill in the art to combine the teaching of Blazo with Roberts in order to perform the jitter and wander measurement over a wide range independent of loop bandwidth of the phase locked loop (Col. 5, Lines 3-5).

As to claim 17, Blazo et al further teaches implementing the method of jitter and wander measurements in a form of hardware switchable between phase locked and independent reference signals responsive to the desired measurement (Fig. 4 A and B; Col. 7, Lines 44-64; Col. 9, Lines 1-4 and 45-47). Therefore, it would have been obvious to one of ordinary skill in the art to combine the teaching of Blazo with Roberts in order to perform the jitter and wander measurement over a wide range independent of loop bandwidth of the phase locked loop (Col. 5, Lines 3-5).

Art Unit: 2631

As to claim 18, Blazo further teaches using RMS and PK-PK (i.e. Peak to Peak) as defined by the ITU standard (Fig. 4B; Col. 14, Lines 58-67). Therefore, it would have been obvious to one of ordinary skill in the art to combine the teaching of Blazo with Roberts in order to measure an amount of wander or at least one of an amount of jitter on electrical signals (Col. 14, Lines 58-67).

As to claim 19, one of ordinary skill in the art would clearly recognize that it is a design choice to implement the recited measurement tasks within a single signal processor in order to hardware used in the system.

### ***Conclusion***

**THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Freshteh N. Aghdam whose telephone number is (571)

Art Unit: 2631


272-6037. The examiner can normally be reached on Monday through Friday 9:00-5:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mohammad Ghayour can be reached on (571) 272-3021. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Freshteh Aghdam

October 5, 2005

  
**KEVIN BURD**  
**PRIMARY EXAMINER**